# **INTEGRATED CIRCUITS**





Product specification 1997 Sept 03

IC17 Data Handbook







### **DESCRIPTION**

The SA1638 is a combined Rx and Tx IF I/Q circuit. The receive path contains an IF amplifier, a pair of quadrature down-mixers, and a pair of baseband filters and amplifiers. A second pair of mixers in the transmit path transposes a quadrature baseband input up to the IF frequency. An external VCO signal is divided down internally and buffered to provide quadrature local oscillator signals for the mixers. A further divider chain, reference divider and phase detector are provided to avoid the need for an external IF synthesizer. Rx or Tx path or the entire circuit may be powered down by logic inputs. On-board voltage regulators are provided to allow direct connection to a battery supply.

### **FEATURES**

- Direct supply: 3.3V to 7.5V
- Two DC regulators giving 3.0V output
- Low current consumption: 18mA for Rx or 22mA for Tx
- Input/output IF frequency from 70-400 MHz
- Internal IF PLL for synthesizing the local oscillator signal
- High performance on-board integrated receive filters with bandwidth tunable between 50-850 kHz
- Switchable alternative bandwidth setting available to allow channel bandwidth flexibility in operation
- Designed for a widely used I and Q baseband GSM interface
- Control registers power up in a default state
- Optional DC offset trim capability to <200mV
- Only a standard reference input frequency required, choice of 13, 26, 39 or 52MHz
- Fully compatible with SA1620 GSM RF front-end (see Figure 9)

### **APPLICATIONS**

- IF circuitry for GSM 900MHz hand-held units
- IF circuitry for PCN (DCS1800) hand-held units
- Quadrature up and down mixer stage

## **PIN CONFIGURATION**



**Figure 1. SA1638 Pin Configuration**

### **ORDERING INFORMATION**





## **BLOCK DIAGRAM**



**Figure 2. SA1638 Block Diagram**

# **PIN DESCRIPTIONS**





### **ABSOLUTE MAXIMUM RATINGS**



#### **NOTE:**

1. Maximum dissipation is determined by the operating ambient temperature and the thermal resistance, θ<sub>JA</sub>. 48-pin LQFP: θ<sub>JA</sub> = 67°C/W.

### **RECOMMENDED OPERATING CONDITIONS**



### **Voltage Regulators**

 $T_A = 25^{\circ}$ C, P<sub>ON</sub> = 3V, P<sub>ON</sub>RX = 0V, PDTX = 3V, P<sub>ON</sub>PLL = 0V, V<sub>BATT</sub> = 3.3V,  $I_{OUT}1 = I_{OUT}2 = 15$ mA, V<sub>REG</sub>1 connected to V<sub>CC</sub>TxRx, V<sub>REG</sub>2 connected to  $V_{REG}F2$ ;  $V_{CC}DIG = V_{CC}CP = 3V$ ; unless otherwise stated.



**NOTES:**

2. Recommended load capacitors: In every case C<sub>REG</sub>1 = C<sub>REG</sub>2 = 100nF to ground with series resistance ≤0.1Ω. Additional capacitor optional ≤1000µF with series resistance ≤5Ω. The low series resistance is very important to ensure regulator stability.

3. Standard deviations are based on the characterization results of 90 ICs.

<sup>1.</sup> At  $T_i \ge 150^{\circ}$ C a thermal switch reduces the output current to avoid damage.



## **DC ELECTRICAL CHARACTERISTICS**

 $V_{\text{CC}}TxRx=V_{\text{CC}}DIG=V_{\text{CC}}CP=PONRx=PONPLL= +3V; V_{\text{EE}}DIG = V_{\text{EE}}CP=GND1=GND2=GND3=PDTx = 0V; T_A = 25°C$ , unless otherwise stated.



### **AC ELECTRICAL CHARACTERISTICS**

 $\rm V_{CC}TxRx\textcolor{blue}{=}V_{CC}DIG\textcolor{red}{=}V_{CC}CP\textcolor{red}{=}PONRx\textcolor{red}{=}PONPLE\textcolor{red}{=}3V; V_{EE}DIG = V_{EE}CP\textcolor{red}{=}GND1\textcolor{red}{=}GND3\textcolor{red}{=}PDTx\textcolor{red}{=}0V; LO_{IN}\textcolor{red}{=}100mV_{PEAK}, 800MHz;$ CLK<sub>IN</sub> = 100mV<sub>PEAK</sub>, 52MHz; serial registers programmed with default values; T<sub>A</sub> = 25°C unless otherwise stated. Test Circuit Figure 8.





# **AC ELECTRICAL CHARACTERISTICS** (Continued)



### **AC ELECTRICAL CHARACTERISTICS** (Continued)



**NOTES:**

1. Parameter measured relative to modulation sideband amplitude.

2. After programming the DC offset register for minimum offset. DCRES =  $562k\Omega$ .

3. The turn on time relates only to the power up time of the circuit. The settling time of the integrated baseband filters has to be added (for GSM–mode = 8 $\mu$ s with filter bandwidth setting resistor = 36k $\Omega$ ).

4. The relative output current variation is defined thus:  $\frac{N_{\text{OUT}}}{N_{\text{OUT}}}$  = 2  $\cdot$   $\frac{(I_2 - I_1)}{|(I_2 + I_1)|}$  ; with V<sub>1</sub> = 0.3V, V<sub>2</sub> = V<sub>CC</sub>CP – 0.3V (see Figure 3).

5. The output current matching is measured when both (positive current and negative current) sections of the output charge pumps are on. 6. As soon as  $P_{ON}PLL$  is set to LO, the phase detector is reset and no charge pumps pulses are generated.

7. Guaranteed by design.

8. NF =  $\begin{array}{|c|c|} \hline 20 \log \left( \frac{E_{\text{no}}}{\sqrt{4kT}} \right) \hline \end{array}$  $\frac{E_{\text{no}}}{\sqrt{4kTR}}$  -VG where,  $E_{\text{no}}$  is the output noise voltage measured in a 1Hz bandwidth, R = 1200Ω, VG = gain in dB.

9. Minimium frequency is guaranteed by design.



**Figure 3. Relative Output Current Variation**

## **FUNCTIONAL DESCRIPTION Serial Programming Input**

The serial input is a 3-wire input (CLOCK, STROBE, DATA) to program the counter ratios, charge pump current, status- and DC-offset register, mode select and test register. The programming data is structured into two 21-bit words; each word includes 4 chip

address bits and 1 subaddress bit. Figure 2 shows the timing diagram of the serial input. When the STROBE = L, the clock driver is enabled and on the positive edges of the CLOCK the signal on DATA input is clocked into a shift register. When the STROBE = H, the clock is disabled and the data in the shift register remains stable. Depending on the value of the subaddress bit the data is latched into different working registers. Table 3 shows the contents of each word.

### **Default States**

Upon power up ( $V_{CC}$ DIG is applied) a reset signal is generated, which sets all registers to a default state. The logic level at the STROBE pin should be low during power up to guarantee a proper reset. These default states are shown in Table 3.

### **Reference Divider**

The reference divider can be programmed to four different division ratios (:13, :26, :39, :52), see registers r0, r1; default setting: divide by 13.

### **Main Divider**

The external VCO signal, applied to the  $LO_{IN}$  and  $LO_{IN}X$  inputs, is divided by two and then fed to the main divider (:N). The main divider is a programmable 9 bit divider, the minimum division ratio is



divide by 64. The division ratio is binary coded and set in the registers n0 to n8. The default setting is a divide by 400.

At the completion of a main divider cycle, a main divider output is generated which will drive the phase detector.

#### **Phase Detector**

The phase detector is a D-type flip-flop phase and frequency detector shown in Figure 5. The flip-flops are set by the negative edges of the output signals of the dividers. The rising edge of the signal L will reset the flip-flops after both flip-flops have been set. Around zero phase error this has the effect of delaying the reset for 1 reference input cycle. This avoids non-linearity or deadband around zero phase error. The flip-flops drive on-chip charge pumps. A source current from the charge pump acts to increase the VCO frequency; a sink current acts to decrease the VCO frequency.

### **Current Setting**

The charge pump current is defined by the current set between the pin  $I_{RFF}$  and  $V_{FF}$ CP. The current value to be set there is 31.2 $\mu$ A. This current can be set by an external resistor to be connected between the pin  $I_{RFF}$  and  $V_{FF}$ CP. The typical value  $R_{FXT}$  (current setting resistor) can be calculated with the formula

$$
R_{\text{EXT}} = \frac{V_{\text{CC}}\text{CP} - 1.4V}{31.2\mu\text{A}}
$$

The current can be set to zero by connecting the pin  $I_{REF}$  to  $V_{CC}CP$ .

## **Charge Pumps**

The charge pumps at pin CP are driven by the phase dectector and the current value is determined by the binary value of the charge pumps register CN = c2, c1, c0, default 1mA. The active charge pump current is typically:

$$
|I_{CP}| = (c0 + 2c1 + 4c2) \cdot 71 \mu A + 500 \mu A
$$

### **Lock Detect**

The output LOCK is H when the phase detector indicates a lock condition. This condition is defined as a phase difference of less than  $\pm$ 1 cycle on the reference input CLK<sub>IN</sub>, CLK<sub>IN</sub>X.

#### **Test Modes (Synthesizer, Transmit Mixer)**

The LOCK output is selectable as a test output. Bits x0, x1 control the selection, the default setting is normal lock output as described in the Lock detect section. The selection of a Bit x0, x1 combination has a twofold effect: First it routes a divider output signal to the LOCK pin, second it disables mixer stages in the transmit path. Setting  $x0,1 = 11$  disables both transmit path mixers. This mode can be used to prevent the transmitter from producing an IF output signal even if the transmit part is powered on  $(PDFx = 0V)$ . This can be used to simplify the control timing while commanding the transmit and receive simultaneously without the transmit part causing interference.

### **Table 1. Test Modes**



### **Status Register**

The s0 and s1 status bits determine the values of the logic output pins  $A_{\text{OUT}}$  and  $B_{\text{OUT}}$ . These outputs can be connected to the AGC control inputs A and B of the SA1620. (See Figure 9)

#### **DC Offset Register**

Registers i0 to i3 and q0 to q3 control a correction to the output DC offset of the I and Q channels of the receiver. The polarity of the DC offset correction in the I and Q channels are determined by i0 and q0, respectively. The other bits set the magnitude of the offset correction. The step size of the two offset correction DACs is fixed by an external resistor between the DCRES pin and ground. A value of 120kΩ will give a step size of 200mV.

#### **Mode Select Register**

- **t0:** switches the RX IF gain.
	- $t0 = 0$  no attenuation  $t0 = 1$  10dB attenuation
		-

The attenuation switch is included between the IF amplifier and the I and Q mixers, thereby influencing the noise figure negligibly. The purpose of this switch is to provide another AGC step which does not influence the receiver noise figure. Please note that this gain change will influence the DC offset of the I and Q mixers. **t1 = 0** test mode only, always to be set to 0.

**t2, t3** sets the mode of the level locked loop (LLL)

The LLL is a circuit which processes the LO input signal in order to provide an LO signal with a perfect 50% duty cycle, which determines the precision of the 90° shift of the I and Q mixing signals generated by the ÷2 divider. For an external tuning of the 90° phase shift of the I and Q mixing signals, a trimming resistor may be connected (but is not required) between the ADJ<sub>IN</sub> pin and ground, and the LLL has to be put in one of the following modes:

### **Table 2. Mode Select Register**



**t4** selects the bandwidth of the RC low pass filters at the I, Q Rx mixer outputs

- $t4 = 0$  cutt-off frequency (-3dB) 110kHz
- t4 = 1 cutt-off frequency (-3dB) 792kHz
- **t5** selects the bandwidth of the integrated 5th-order gyrator filters. The filters are tuneable over a range of 50kHz to 1MHz with external resistors. The -3dB bandwidth is inversely proportional to the value of the external resistor. With
	- - t5, two external resistor values are selectable.  $t5 = 0$  the resistance between the pins RESA and RESB determines the cutoff frequency. For GSM a nominal bandwidth of 80kHz is chosen when the external resistor is 36kΩ.
			- $t5 = 1$  a second resistor between the pins RESB and RESD is connected in parallel to the first external resistor, thus increasing the filter bandwidth. The relative amplification is decreased in this mode.



The overall filter response in the receive section is the sum of the filter responses of the passive RC low-pass filter and the active gyrator filter.

### **Power Down Modes**

There are 4 power-on pins in the SA1638: P<sub>ON</sub>, P<sub>ON</sub>Rx, PDTx, P<sub>ON</sub>PLL.

 $P_{ON}$  = H powers up both voltage regulators  $V_{REG}$ 1 and  $V_{REG}$ 2. P<sub>ON</sub> should be set to L, if these internal voltage regulators are not to be used.

 $P_{ON}Rx = H$  powers up the receiver part.

PDTx = L powers up the transmitter part.

 $P_{ON}PLL = H$  powers up the synthesizer part. As it also powers up the first divide by 2 stage for generating the 0/90 degree phase shifted signals for the transmit and receive mixers, it also has to be set H if either the transmit part or the receive part is used. P<sub>ON</sub>PLL = L powers down the dividers, resets the phase detector and disconnects the current setting pin  $I_{REF}$ . In  $P_{ON}PLL = L$  mode, the values in the serial input registers are still kept and the part still can be reprogrammed as long as  $V_{CC}$ DIG is present.

### **Table 3. Definition of SA1638 Serial Registers**





**Figure 4. Serial Input Timing Sequence**



**Figure 5. Phase Detector Structure with Timing**

## **PIN FUNCTIONS**



**Figure 6. Pin Functions**

# **PIN FUNCTIONS** (continued)



**Figure 7. Pin Functions (cont.)**



### **Overview of Dual GSM/PCN Architecture**

The SA1620 RF front-end and SA1638 IF transceivers form a dual conversion architecture which uses a common IF and standard I/Q baseband interface for both transmit and receive paths. The time division multiplex nature of the GSM system permits integration of the transmit and receive functions together on the one RF and one IF chips. This simplifies the distribution of local oscillator signals, maximizes circuitry commonality, and reduces power consumption.

The SA1620 and SA1638 allow considerable flexibility to optimize the transceiver design for particular price/size/performance requirements, through choice of appropriate RF and IF filters. The IF may be chosen freely in the range 70–400 MHz. The same IF can be used in the transmit and receive directions. Alternately, different IFs can be used if the SA1638 synthesizer frequency is switched between transmit and receive timeslots. The comparison frequency of the SA1638 PLL is high in order to provide fast switching time.

With suitable choice of the IF, an identical SA1638 IF receiver design can be used for both 900MHz GSM and 1800MHz PCN (DCS1800) equipment.

### **General Benefits/Advantages**

- 2.7V operation. Compatible with 3V digital technology and portable applications. (Higher voltage operation also possible, if desired.)
- Excellent dynamic range. The availability of two LNAs in the SA1620 allows flexibility in receiver dynamic design for portable and mobile GSM spec. applications with appropriate filters. If for a particular application a GaAs or discrete front-end is desired, one of the LNAs can be left unpowered. Placing the AGC gain switches at the front results in some attenuation most of the time, further increasing typical dynamic performance beyond that specified by GSM.
- High power transmit output driver, delivering +7.5dBm output. This is sufficient to drive a filter and power amplifier input, without a driver amplifier. To avoid unnecessary current consumption, the

output power can be reduced to an appropriate level by choice of an external resistor.

- DC offsets generated in the receive channel are independent of the LNA AGC setting, and correctable by software to prevent erosion of signal handling dynamic range by DC offsets.
- Minimal high-quality filter requirements. As a result of the integration in the SA1638 of high quality channel selectivity filters, only sufficient filtering is needed in the receive path to provide blocking protection for the second mixers. This reduces receiver cost and size.
- Operation at a high IF allows RF image reject filter requirements to be relaxed. For example, at a 400MHz IF, the natural gain roll-off in the SA1620 LNAs and mixer suppresses the image signal in the 1800MHz band by typically 28dB below the desired 900MHz band signal.

### **DC Offset Correction**

DC offset correction is provided by two DACs each feeding into one of the two Rx channels. The step size of both DACs is set by the value of the external resistor between DCRES and ground. Thus any original offset less than 1.5V magnitude in either channel can be reduced to the specified level by selecting the appropriate DAC setting via the serial interface.

### **Integrated Receive Filters**

The low-pass characteristics of the Rx channel are determined by two low-pass responses. The first of these is a passive filter at the output of the quadrature mixers and the second is the low-pass filters which follow the post-mixer amplifiers. These specifications refer only to the response of the default state, but this may be switched by the control register to an alternative setting with a nominal 3dB point of 792kHz.

The corner frequency of the low pass filters can be adjusted over a wide range by varying the value of the external resistor between RESA and RESB. The range of feasible corner frequencies extends at least between 50kHz and 500kHz.





**Figure 8. SA1638 Test Circuit**





**Figure 9. SA1620 / SA1638 System Block Diagram**

# **TYPICAL PERFORMANCE CHARACTERISTICS**



**Regulator Supply Current vs. Temperature and VBATT** 7



**Regulator Powerdown Supply Current vs. Temperature and VBATT** 



**Regulator Load Regulation vs. Temperature and VBATT** 







**Figure 10. Typical Performance Characteristics**



## **TYPICAL PERFORMANCE CHARACTERISTICS** (continued)



**Figure 11. Typical Performance Characteristics** (continued)

## **TYPICAL PERFORMANCE CHARACTERISTICS** (continued)



**Figure 12. Typical Performance Characteristics** (continued)



## **TYPICAL PERFORMANCE CHARACTERISTICS** (continued)





**Receiver Gain vs. Temperature and V<sub>CC</sub>TxRx** 



**Receiver NF vs Temperature and Supply Voltage**



**Receiver Gain match vs V<sub>CC</sub>TxRx and Temperature Receiver Channel Matching Phase Error** 1 0.8 0.6 0.4  $\overline{e}$ MATCH (dB) 0.2  $ERROR$  (o) o MATCH 0 3.0V | | | | | | | | | 5.5V -0.2  $4.0$ Φ\*<del>di</del> -0.4  $2.7$ -0.6

Temperature (°C) -50 -40 -30 -20 -10 0 10 20 30 40 50 60 70 80 90

vs. Temperature and V<sub>CC</sub>TxRx



**Figure 13. Typical Performance Characteristics** (continued)

-0.8 -1

## **TYPICAL PERFORMANCE CHARACTERISTICS** (continued)



**Figure 14. Typical Performance Characteristics** (continued)



## **TYPICAL PERFORMANCE CHARACTERISTICS** (continued)





TEMPERATURE (°C)

**Figure 15. Typical Performance Characteristics** (continued)



# **TYPICAL PERFORMANCE CHARACTERISTICS** (continued)



**Figure 16. Typical Performance Characteristics** (continued)





#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.





**NOTES**

### **Data sheet status**



[1] Please consult the most recently issued datasheet before initiating or completing a design.

### **Definitions**

**Short-form specification —** The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition —** Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information —** Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

**Life support —** These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes —** Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

**Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381**

 Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

Let's make things better.



